Senior Design Verification Engineer

Noord-Brabant | Eindhoven | Permanent Contract | |

Apply
Apply

MCA Engineering Netherlands is an ambitious and fast-growing high-tech engineering and consulting organization. Originally French, but now operating in Europe, the secondment of engineers and IT specialists focuses on the design and implementation of innovative systems for large-scale industrial projects. The NL office is located in Eindhoven, but the ambition is to open multiple locations in the Netherlands. The company is characterized by a 'can-do' mentality, in which responsibilities lie low in the organization and 'accountability for results' is a natural consequence. At the same time, the focus is on making each other successful and supporting each other, where necessary.

Context

Performs semiconductor design engineering assignments including engineering and designing chip layout circuits, circuit checking, documenting specifications, modifying and evaluating semiconductor devices and components. Reviews product requirements and logic diagrams for device definition. Typically responsible for projects, or portions of projects, to design, verify, modify, and evaluate semiconductor devices and components. Develops, modifies and evaluates electronic parts, components or integrated circuitry for hardware and other systems. Conducts experimental tests on equipment and evaluates results. Develops specifications for selecting components and equipment to use. May also review vendors’ abilities to support development. Emphasis on Design Verification.

Your Responsibilities

  • Responsible for the pre-silicon verification of IP modules, IP subsystems, and/or SoC top.
  • Responsible for defining digital verification strategy and plan for SoC top or its sub-modules.
  • Interface to HW, FW, and SW design teams, as well as to architecture and system engineering teams, to understand functionality and application of the IP subsystem, SoC system.
  • Responsible for executing verification plan according to the product specification and verification requirements defined by product architects.
  • Responsible for developing, debugging and running C/C++, System Verilog or UVM based verification environment for RTL/netlist simulation.
  • Define and develop test cases in an appropriate verification framework. Create stimulus and assertions, run simulation, debug test cases on the design models (RTL, power aware RTL, gate level, FPGA, Emulation platform), run regression, collect and analyze code/functional coverage.

What You Bring to the Table

  • Bachelor’s degree or above in Microelectronics, Electronics, Electrical Engineering, Computer Science or relevant disciplines, with 8-12 years of experience.
  • Understanding of SoC architecture and functionality.
  • Understanding of directed and constrained random verification methodology.
  • Good knowledge in UVM, Verilog, System Verilog, C/C++, Shell.
  • Good software programming skills are important therefore.
  • Good knowledge in Scripting like Perl, TCL or Python is a plus.
  • Good communication skills to interact with teams across the globe and work independently.

Your development perspectives

Our ambition is to make our teams diverse and sustainable! So, our primary objective is to make you successful so that you can access the various developments we offer. Eventually, you will be able to develop on multiple activity sectors, but also project yourself internally on Team Manager positions, for example. We can also offer you openings in our European subsidiaries if you are interested.



#LI-AG3

DEZE VACATURES INTERESSEREN U MISSCHIEN OOK.